jerome0613 wrote:
> I'm looking the flag outputs using a scope.
> 
> It works now ... !

Thanks for letting everyone know.

Jerry
-- 
Engineering is the art of making what you want from things you can get.
�����������������������������������������������������������������������

I'm looking the flag outputs using a scope.

It works now ... !
There was a confusion between DSPs IDs (0 and 1) and Device IDs in
VisualDSP which seems to be JTAG IDs (1 and 0) ... I was looking flag on
DSP0 instead of DSP1.


>jerome0613 wrote:
>> It sounds like it is a VisualDSP registers definition for TS203 which
does
>> not match the real TS203 registers.
>
>Compare the defts203.h file to the TS203 user manual (or hardware 
>reference manual, I can never remember which one defines the regs).  If 
>that looks good, take a look at the generated assembly code and see if 
>it's doing what you think it should be doing.
>
>How are you looking at the flags when the system is running?
>
>-- 
>Jim Thomas            Principal Applications Engineer  Bittware, Inc
>jthomas@bittware.com  http://www.bittware.com    (603) 226-0404 x536
>Nothing is ever so bad that it can't get worse. - Calvin
>

jerome0613 wrote:
> It sounds like it is a VisualDSP registers definition for TS203 which does
> not match the real TS203 registers.

Compare the defts203.h file to the TS203 user manual (or hardware 
reference manual, I can never remember which one defines the regs).  If 
that looks good, take a look at the generated assembly code and see if 
it's doing what you think it should be doing.

How are you looking at the flags when the system is running?

-- 
Jim Thomas            Principal Applications Engineer  Bittware, Inc
jthomas@bittware.com  http://www.bittware.com    (603) 226-0404 x536
Nothing is ever so bad that it can't get worse. - Calvin

Hello
I'm having some problems to make my code running on 2 x TS203 rev 1.2 and
VisualDSP 4.0.
My small code toggles FLAG0 output pin, here are my results :

1- When simulating using TS203 : OK : I can see register FLAGREG toggling
according to the code.

2- When running on TS201 eval board with the same code (via JTAG) : OK : I
can see both register FLAGREG and FLAG0 pin toggling according to the
code.

3- When running on TS203 own board with the same code (via JTAG) : I
cannot see the register FLAGREG nor FLAG0 pin toggling according to the
code. The step by step debugger works fine, as well as the SDRAM (I
performed successive write/read), but I cannot see the pin toggling, nor
the register FLAGREG.

FLAGREG is supposed to be 0000 at reset, I read FFFF once the code is
transfered to the DSP via JTAG !?

4- I performed another test using TS201 processors in VisualDSP while my
board features TS203. In this case I can see the register FLAGREG properly
toggling but not the TS203 pin.

It sounds like it is a VisualDSP registers definition for TS203 which does
not match the real TS203 registers.

Here is my small test code, working fine on TS201 eval board, as well as
when simulating on TS203 :

#include <defts203.h> 
#include <sysreg.h> 
#include <builtins.h> 
#define SET_FLAG(x) asm("FLAGREGST=%0;;"::"y"(x)) 
#define CLR_FLAG(x) asm("FLAGREGCL=%0;;"::"y"(x)) 

void main(void){ 
    int i;
    SET_FLAG(FLAGREG_FLAG0_EN); 
    while(1)
    {
        SET_FLAG(FLAGREG_FLAG0_OUT); 	
	for(i=0;i<10;i++);
   	CLR_FLAG(~FLAGREG_FLAG0_OUT); 
   	for(i=0;i<10;i++);
    }
} /* end main */ 

Please note I changed the following in the ADSP-TS203.xml file :

I had to modify the syscon default value

       <Register Name="SYSCON" ResetValue="0x00009067" Core="Common" />
instead of
       <Register Name="SYSCON" ResetValue="0x00189067" Core="Common" />

because of the 32bits bus and not 64 (otherwise I can see only even
address working), now odd/even address are ok on the sdram 


Any help would be greatly appreciated
Jerome