Need help on 6713 DSK program
Started by ●March 29, 2005
Hello all,
I am trying to run "example 1.1 Sine Generation with eight points"
written for TMS320C6711 DSK from Rulph Chassing's book DSP
Applications Using C and TMS320C6x DSK on TMS320C6713 DSP. Program
compiles OK and seems to be running but nothing happens when I
listen to signal using a head phone. The program supposed to
generate sine signal tone. As TMS320C6713 DSK has TLV320AIC23 codec,
I changed TLV320AD353_Init() to TLV320AIC23_Init(). What should I do
to solve this problem? Please help me. I have pasted the code below
Best regards,
Nabin
//sine8_intr.c Sine generation using 8 points, f=Fs/(# of points)
//Comm routines and support files included in C6xdskinit.c
short loop = 0;
short sin_table[8] = {0,707,1000,707,0,-707,-1000,-707}; //sine
values
short amplitude = 10; //gain factor
interrupt void c_int11() //interrupt service routine
{
output_sample(sin_table[loop]*amplitude); //output each sine value
if (loop < 7) ++loop; //increment index loop
else loop = 0; //reinit index @ end of buffer
return; //return from interrupt
}
void main()
{
comm_intr(); //init DSK, codec, McBSP
while(1); //infinite loop
} //C6xdskinit.c Init DSK,AD535,McBSP(includes functions provided with
DSK)
#include <c6x.h>
#include "c6xdsk.h"
#include "c6xdskinit.h"
#include "c6xinterrupts.h"
char polling = 0;
void mcbsp0_init() //set up McBSP0
{
*(unsigned volatile int *)McBSP0_SPCR = 0; //reset serial port
*(unsigned volatile int *)McBSP0_PCR = 1; //set pin control
reg
*(unsigned volatile int *)McBSP0_RCR = 0x10040; //set rx control
reg one 16 bit data/frame
*(unsigned volatile int *)McBSP0_XCR = 0x10040; //set tx control
reg one 16 bit data/frame
*(unsigned volatile int *)McBSP0_DXR = 0;
*(unsigned volatile int *)McBSP0_SPCR = 0x12001;//setup SP control
reg
}
void mcbsp0_write(int out_data) //function for writing
{
int temp;
if (polling) //bypass if interrupt-driven
{
temp = *(unsigned volatile int *)McBSP0_SPCR & 0x20000;
while ( temp == 0)
temp = *(unsigned volatile int *)McBSP0_SPCR & 0x20000;
}
*(unsigned volatile int *)McBSP0_DXR = out_data;
}
int mcbsp0_read() //function for reading
{
int temp;
if (polling)
{
temp = *(unsigned volatile int *)McBSP0_SPCR & 0x2;
while ( temp == 0)
temp = *(unsigned volatile int *)McBSP0_SPCR & 0x2;
}
temp = *(unsigned volatile int *)McBSP0_DRR;
return temp;
}
void TLV320AIC23_Init() //init AD535 , init AIC23
{
mcbsp0_read(); //setting up AD535, AIC23 Register 3
mcbsp0_write(0);
mcbsp0_read();
mcbsp0_write(0);
mcbsp0_read();
mcbsp0_write(0);
mcbsp0_read();
mcbsp0_write(1); //send bit for Secondary Communications
mcbsp0_read();
mcbsp0_write(0x0386); //voice channel reset,pre-amps selected
mcbsp0_read();
mcbsp0_write(0); //clear Secondary Communications
mcbsp0_read();
mcbsp0_write(0);
mcbsp0_read();
mcbsp0_write(0);
mcbsp0_read();
mcbsp0_write(1); //send bit for Secondary Communications
mcbsp0_read();
mcbsp0_write(0x0306); //voice channel clear reset,pre-amps
selected
mcbsp0_read();
mcbsp0_write(0); //clear Secondary Communications
mcbsp0_read();
mcbsp0_write(0); //setting up AD535 Register 4
mcbsp0_read();
mcbsp0_write(0);
mcbsp0_read();
mcbsp0_write(1);
mcbsp0_read();
mcbsp0_write(0x0400); //set microphone pre-amp gain to 20
dB
mcbsp0_read();
mcbsp0_write(0);
mcbsp0_read();
mcbsp0_write(0); //setting up AD535 Register 5
mcbsp0_read();
mcbsp0_write(0);
mcbsp0_read();
mcbsp0_write(1);
mcbsp0_read();
mcbsp0_write(0x0502); //DAC PGA = 0 dB
mcbsp0_read();
mcbsp0_write(0);
mcbsp0_read();
}
void c6x_dsk_init() //dsp and
peripheral init
{
CSR=0x100; //disable all
interrupts
IER=1; //disable
interrupts except NMI
ICR=0xffff; //clear pending
interrupts
*(unsigned volatile int *)EMIF_GCR = 0x3300; //EMIF global
control
*(unsigned volatile int *)EMIF_CE0 = 0x30; //EMIF CE0
control
*(unsigned volatile int *)EMIF_CE1 = 0xffffff03; //EMIF CE1
control,8bit async
*(unsigned volatile int *)EMIF_SDCTRL = 0x07117000; //EMIF SDRAM
control
*(unsigned volatile int *)EMIF_SDRP = 0x61a; //EMIF SDRM
refresh period
*(unsigned volatile int *)EMIF_SDEXT = 0x54519; //EMIF SDRAM
extension
mcbsp0_init();
TLV320AIC23_Init();
}
void comm_poll() //for communication/init
using polling
{
polling = 1; //if polling
c6x_dsk_init(); //call init DSK function
}
void comm_intr() //for communication/init
using interrupt
{
polling = 0; //if interrupt-driven
c6x_dsk_init(); //call init DSK function
config_Interrupt_Selector(11, XINT0); //using transmit interrupt
INT11
enableSpecificINT(11); //for specific interrupt
enableNMI(); //enable NMI
enableGlobalINT(); //enable GIE for global
interrupt
mcbsp0_write(0); //write to SP0
}
void output_sample(int out_data) //added for output
{
mcbsp0_write(out_data & 0xfffe); //mask out LSB
} int input_sample() //added for input
{
return mcbsp0_read(); //read from McBSP0
} //C6xdskinit.h Function prototypes for routines in c6xdskinit.c
void mcbsp0_init();
void mcbsp0_write(int);
int mcbsp0_read();
void TLV320AIC23_Init();
void c6x_dsk_init();
void comm_poll();
void comm_intr();
int input_sample();
void output_sample(int);
/File renamed C6xdsk.h
/********************************************************************
***********
* FILENAME
* c6211dsk.h - Renamed C6xdsk.h
*
* DESCRIPTION
* DSK Header File
*
*********************************************************************
**********/
/* Register definitions for C6211 chip on DSK */
/* Define EMIF Registers */
#define EMIF_GCR 0x1800000 /* Address of EMIF
global control */
#define EMIF_CE0 0x1800008 /* Address of EMIF
CE0 control */
#define EMIF_CE1 0x1800004 /* Address of EMIF
CE1 control */
#define EMIF_SDCTRL 0x1800018 /* Address of EMIF
SDRAM control */
#define EMIF_SDRP 0x180001c /* Address of EMIF
SDRM refresh period */
#define EMIF_SDEXT 0x1800020 /* Address of EMIF
SDRAM extension */
/* Define McBSP0 Registers */
#define McBSP0_DRR 0x18c0000 /* Address of data receive
reg. */
#define McBSP0_DXR 0x18c0004 /* Address of data transmit
reg. */
#define McBSP0_SPCR 0x18c0008 /* Address of serial port contl.
reg. */
#define McBSP0_RCR 0x18c000C /* Address of receive control
reg. */
#define McBSP0_XCR 0x18c0010 /* Address of transmit control
reg. */
#define McBSP0_SRGR 0x18c0014 /* Address of sample rate
generator */
#define McBSP0_MCR 0x18c0018 /* Address of multichannel
reg. */
#define McBSP0_RCER 0x18c001C /* Address of receive channel
enable. */
#define McBSP0_XCER 0x18c0020 /* Address of transmit channel
enable. */
#define McBSP0_PCR 0x18c0024 /* Address of pin control
reg. */
/* Define McBSP1 Registers */
#define McBSP1_DRR 0x1900000 /* Address of data receive
reg. */
#define McBSP1_DXR 0x1900004 /* Address of data transmit
reg. */
#define McBSP1_SPCR 0x1900008 /* Address of serial port contl.
reg. */
#define McBSP1_RCR 0x190000C /* Address of receive control
reg. */
#define McBSP1_XCR 0x1900010 /* Address of transmit control
reg. */
#define McBSP1_SRGR 0x1900014 /* Address of sample rate
generator */
#define McBSP1_MCR 0x1900018 /* Address of multichannel
reg. */
#define McBSP1_RCER 0x190001C /* Address of receive channel
enable. */
#define McBSP1_XCER 0x1900020 /* Address of transmit channel
enable. */
#define McBSP1_PCR 0x1900024 /* Address of pin control
reg. */
/* Define L2 Cache Registers */
#define L2CFG 0x1840000 /* Address of L2 config
reg */
#define MAR0 0x1848200 /* Address of mem attribute
reg */
/* Define Interrupt Registers */
#define IMH 0x19c0000 /* Address of Interrupt
Multiplexer High*/
#define IML 0x19c0004 /* Address of Interrupt
Multiplexer Low */
/* Define Timer0 Registers */
#define TIMER0_CTRL 0x1940000 /* Address of timer0 control
reg. */
#define TIMER0_PRD 0x1940004 /* Address of timer0 period
reg. */
#define TIMER0_COUNT 0x1940008 /* Address of timer0 counter
reg. */
/* Define Timer1 Registers */
#define TIMER1_CTRL 0x1980000 /* Address of timer1 control
reg. */
#define TIMER1_PRD 0x1980004 /* Address of timer1 period
reg. */
#define TIMER1_COUNT 0x1980008 /* Address of timer1 counter
reg. */
/* Define EDMA Registers */
#define PQSR 0x01A0FFE0 /* Address of
priority queue status */
#define CIPR 0x01A0FFE4 /* Address of
channel interrupt pending */
#define CIER 0x01A0FFE8 /* Address of
channel interrupt enable */
#define CCER 0x01A0FFEC /* Address of
channel chain enable */
#define ER 0x01A0FFF0 /* Address
of event register */
#define EER 0x01A0FFF4 /* Address
of event enable register */
#define ECR 0x01A0FFF8 /* Address
of event clear register */
#define ESR 0x01A0FFFC /* Address
of event set register */
/* Define EDMA Transfer Parameter Entry Fields */
#define OPT 0*4 /*
Options Parameter */
#define SRC 1*4 /*
SRC Address Parameter */
#define CNT 2*4 /*
Count Parameter */
#define DST 3*4 /*
DST Address Parameter */
#define IDX 4*4 /*
IDX Parameter */
#define LNK 5*4 /*
LNK Parameter */
/* Define EDMA Parameter RAM Addresses */
#define EVENT0_PARAMS 0x01A00000
#define EVENT1_PARAMS EVENT0_PARAMS + 0x18
#define EVENT2_PARAMS EVENT1_PARAMS + 0x18
#define EVENT3_PARAMS EVENT2_PARAMS + 0x18
#define EVENT4_PARAMS EVENT3_PARAMS + 0x18
#define EVENT5_PARAMS EVENT4_PARAMS + 0x18
#define EVENT6_PARAMS EVENT5_PARAMS + 0x18
#define EVENT7_PARAMS EVENT6_PARAMS + 0x18
#define EVENT8_PARAMS EVENT7_PARAMS + 0x18
#define EVENT9_PARAMS EVENT8_PARAMS + 0x18
#define EVENTA_PARAMS EVENT9_PARAMS + 0x18
#define EVENTB_PARAMS EVENTA_PARAMS + 0x18
#define EVENTC_PARAMS EVENTB_PARAMS + 0x18
#define EVENTD_PARAMS EVENTC_PARAMS + 0x18
#define EVENTE_PARAMS EVENTD_PARAMS + 0x18
#define EVENTF_PARAMS EVENTE_PARAMS + 0x18
#define EVENTN_PARAMS EVENTF_PARAMS + 0x18
#define EVENTO_PARAMS EVENTN_PARAMS + 0x18
/* Define QDMA Memory Mapped Registers */
#define QDMA_OPT 0x02000000 /* Address of QDMA
options register */
#define QDMA_SRC 0x02000004 /* Address of QDMA
SRC address register */
#define QDMA_CNT 0x02000008 /* Address of QDMA
counts register */
#define QDMA_DST 0x0200000C /* Address of QDMA
DST address register */
#define QDMA_IDX 0x02000010 /* Address of QDMA
index register */
/* Define QDMA Pseudo Registers */
#define QDMA_S_OPT 0x02000020 /* Address of QDMA
options register */
#define QDMA_S_SRC 0x02000024 /* Address of QDMA
SRC address register */
#define QDMA_S_CNT 0x02000028 /* Address of QDMA
counts register */
#define QDMA_S_DST 0x0200002C /* Address of QDMA
DST address register */
#define QDMA_S_IDX 0x02000030 /* Address of QDMA
index register */
/* Definitions for the DSK Board and SW */
#define PI 3.1415926
#define IO_PORT 0x90080000 /* I/O port Address,top
byte valid data */
#define INTERNAL_MEM_SIZE (0x3000)>>2
#define EXTERNAL_MEM_SIZE (0x400000)>>2
#define FLASH_SIZE 0x20000
#define POST_SIZE 0x10000
#define FLASH_WRITE_SIZE 0x80
#define INTERNAL_MEM_START 0xD000
#define EXTERNAL_MEM_START 0x80000000
#define FLASH_START 0x90000000
#define POST_END 0x90010000
#define FLASH_ADR1 0x90005555
#define FLASH_ADR2 0x90002AAA
#define FLASH_KEY1 0xAA
#define FLASH_KEY2 0x55
#define FLASH_KEY3 0xA0
#define ALL_A 0xaaaaaaaa
#define ALL_5 0x55555555
#define ALT_A5 0xa5a5a5a5
#define ALT_5A 0x5a5a5a5a
#define CE1_8 0xffffff03 /* reg to set CE1 as
8bit async */
#define CE1_32 0xffffff23 /* reg to set CE1 as
32bit async */
