Figure 7.6 shows the series combination of two one-ports.
Impedances add in series, so the aggregate impedance is
, and the admittance is
FPGA EngineerDesign RTL for high data rate, software defined radios, work with state of... moreRF Engineer (All experience levels; intern, junior, and senior)Design, simulate, implement, and measure passive/active RF sub-systems at... moreCommunications/DSP EngineerWork with a small team of signal processing/communications engineers to... more
A Fixed-Point Introduction by Example
Handling Spectral Inversion in Baseband Processing
Understanding the Phasing Method of Single Sideband Modulation
An Interesting Fourier Transform 1/f Noise