Sign in

username or email:

password:



Not a member?
Forgot your password?

Search All Groups



Search tips

Discussion Groups



See Also

Embedded SystemsFPGA

DSP Discussion Groups & Forums

From here, you can access several active DSP related Discussion Groups & Forums that are meant to facilitate the exchange of information between DSP engineers and DSP researchers. You can subscribe to one or several discussion groups with confidence, as all groups are moderated and you can unsubscribe at any moment very easily.

Comp.DSP | Analog Devices DSPs | Audio Signal Processing | TMS320C28x | TMS320C3x | TMS320C54x | TMS320C55x | TMS320C6x | Code-Composer | Echo Cancellation | TMS320C24x | DSP & FPGA | Image Signal Processing | Matlab DSP | Freescale DSPs | Speech Recognition | Speech Coding | TI Sitara, OMAP, Stellaris, etc. |

You are looking at page 1 of 3972.

File System Library Problem   [2 Articles]
0

Posted by B S in TMS320C6x on May 18 2013
Hi, I have been trying to use Fat16/32 File System Library by third party given at the following website. http://ultra-embedded.com/?fat_filelib I added read and write funct... File System Library Problem

I love my job   [3 Articles]
0

Posted by Tim Wescott in Comp.DSP on May 18 2013
I sat down today to get in a little bit of work over the weekend on a communications project I'm doing for a customer. The channel is not only highly dispersive, but I'm stuck... I love my job

The Delay of Minimum Phase FIR filter   [11 Articles]
0

Posted by wyonghao in Comp.DSP on May 18 2013
Dear all, I would like to ask is there any way to have analytical estimation value of delay of minimum phase FIR filter based on the following assumptions: 1. we regard the pos... The Delay of Minimum Phase FIR filter

A purely theoretical question   [18 Articles]
0

Posted by Michael P. in Comp.DSP on May 18 2013
Hi group I have a purely theoretical question. When doing a FFT of an unwindowed pure sine signal, if the frequency doesn't match a bin frequency, many bins will have a magn... A purely theoretical question

Convolving input samples with a filter   [10 Articles]
0

Posted by Michael P. in Comp.DSP on May 17 2013
Hi group I am coding a program to do some filtering on an audio file. So using the method described in Steven Smith's excellent book "The Scientist and Engineer's Guide to Di... Convolving input samples with a filter

Adding AWGN to signal   [2 Articles]
0

Posted by bradsdr in Comp.DSP on May 17 2013
Hi all, I always get confused while adding AWGN in my simualtions via AWGN block. What is the right way to calculate "Input signal power, referenced to 1 ohm (watts)" paramet... Adding AWGN to signal

Recursive Least Squares   [5 Articles]
0

Posted by in Comp.DSP on May 16 2013
We all know that Guass probably invented block least-squares, but who invented Recursive Least Squares? ... Recursive Least Squares

Help on FIR decimation   [17 Articles]
0

Posted by joaoneves in Comp.DSP on May 16 2013
Hi all I have a FIR decimation code, which is meant to decimate audio from 44100 Hz to 11025. My problem is the output is complex, but I need to get this data back to real number... Help on FIR decimation

fft in verilog   [5 Articles]
0

Posted by fren...@yahoo.com in DSP & FPGA on May 15 2013
Hello I have some questions related to verilog. How can I create a N by N matrix in verilog? In Matlab u create the signal yourself. Is it the same in verilog? cause I have to i... fft in verilog

regarding ADC
0

Posted by anja...@gmail.com in TMS320C28x on May 15 2013
Hi,I am working on F2812 processor for BLDC motor control.As part of thios ,I need to use the ADC in the processor.In order to understand the working of the processor,I started wit... regarding ADC
| 1 | | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 | 16 | 17 | 18 | 19 | 20 |