Sign in

username or email:

password:



Not a member?
Forgot your password?

Search fpgadsp



Search tips

Subscribe to fpgadsp



Ads

Discussion Groups

See Also

Embedded SystemsFPGA

Discussion Groups | DSP & FPGA

For engineers implementing DSP functions on FPGAs. This is a NEW Group that has just been created. It should take a few weeks before the group is big enough to become active. Please join!

  

Post a new Thread

fft in verilog   [5 Articles]
0

fren...@yahoo.com - May 15 2013
Hello I have some questions related to verilog. How can I create a N by N matrix in verilog? In Matlab u create the signal yourself. Is it the same in verilog? cause I have to i... fft in verilog

Cheapest way to have Ethernet, 15MSPS and FFT?
-12

jmja...@gmail.com - Jul 26 2012
Hi, I'm currently working on a project that will have a receivers on the field sampling signals at 15MSPS with 8 bits resolution, get the power spectrum of the signal and send ... Cheapest way to have Ethernet, 15MSPS and FFT?

Basic Sampling Question   [2 Articles]
0

mlip...@gmail.com - Jul 26 2012
I am new to DSP area and have a basic question about the Nyquist Theorem. Basically to sample a sine wave, for example, I need to sample at twice the frequency of the signal. It ha... Basic Sampling Question

Real Input to Fixed Point Unscaled FFT
0

kaly...@gmail.com - Jun 13 2012
Hi all, I am working on FPGA Implementation of fixed-point FFT and trying to minimize resources. I have 4 parallel samples coming from ADC into FPGA. I want to calculate 1024... Real Input to Fixed Point Unscaled FFT

Downconverting several band segments
0

Justin Stocking - Aug 30 2011
Hello. I am building an FPGA based software radio. It has a direct sampling ADC that then interfaces with the FPGA. My ADC has a 50 mhz bandwidth, and I would like to selectively... Downconverting several band segments

Shaping with Farrow
0

niko...@yahoo.com - Mar 28 2011
Hello! I wonder if there is any scientific paper on combining shaping filter (say typical SRRC) and Farrow filter that is used for rate matching? I don't mean SRRC followed b... Shaping with Farrow

Signal Processing In FPGA   [2 Articles]
+1

Filipe - Mar 9 2011
Hi guys, I am building a receiver and I will use FPGA to process the signal. My receiver has a front -end (antenna) a LNA, filter, and a A/D converter. After the A/D converter I... Signal Processing In FPGA

Fixed Point Averaging
0

kaly...@gmail.com - Dec 30 2010
Hi all, I am working on an application which involves averaging of waveform records in FPGA. Averaging of waveforms can be done by 1) storing intermediate presum and then f... Fixed Point Averaging

FPGA Development Boards for Reconfigurable Computing
0

ahes...@gmail.com - Oct 18 2010
Hi! I am looking for FPGA Development Boards for Reconfigurable Computing applications. I want to make a project in this technology, but I don`t know which board to use. My idea i... FPGA Development Boards for Reconfigurable Computing

Problem with Altera Video Input Daughtercard (DC-VIDEO-TVP5146N)
0

gmdi...@gmail.com - May 13 2010
Hello, Does somebody work with DC-VIDEO-TVP5146N Altera kit (http://www.altera.com/products/devkits/altera/kit-daughtercard.html) ? I try to connect DC-VIDEO-TVP5146N to DK-NI... Problem with Altera Video Input Daughtercard (DC-VIDEO-TVP5146N)
| 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | next