DSPRelated.com
Forums

Re: Interlace problem on DM642 platform

Started by fjav...@gmail.com July 7, 2007
Hi all,

I also am using using MPEG-4 simple profile
as video algorithm on DM642 platform.
Video capture is made possible by using generic part
saa7115 decoder for capture and vport library.
The resolution of capture is D1 (720x576).
Frame captured:
capFrameBuf->frame.iFrm.y1;
capFrameBuf->frame.iFrm.cb1;
capFrameBuf->frame.iFrm.cr1;
It is turned of 4:2:2 to 4:2:0 before being compressed in mpeg4.
Frame result is sent to a PC by the network Ethernet and decoder by QuickTime but the problem that I have it is that the image some times this interlaced.
I have the following doubt:

Is it possible to deinterlace the video before
capture by making changes in video capture and video
display parameters file(One parameter is to capture
and display video by frame/field1/field2/progressive
mode) and another parameter is whether to keep the
fields separate or merged.
If we can solve the interlace problem by
changing these parameters or we have to make changes
elsewhere.
The parameters that we have are the following ones:

VPORTCAP_Params EVMDM642_vCapParamsChan = {
VPORT_MODE_BT656_8BIT, /* cmode:3 */
VPORT_FLDOP_FRAME, /* fldOp:3 */
VPORT_SCALING_DISABLE, /* scale:1 */
VPORT_RESMPL_DISABLE, /* resmpl:1 */
VPORTCAP_BPK_10BIT_ZERO_EXTENDED, /*bpk10Bit:2 */
VPORTCAP_HRST_SAV, /*hCtRst:1 */
VPORTCAP_VRST_END_VBLK,/*vCtRst:1 */
VPORTCAP_FLDD_DISABLE, /*fldDect:1 */
VPORTCAP_EXC_DISABLE, /*extCtl:1 */
VPORTCAP_FINV_ENABLE, /* fldInv:1 */
0, /*fldXStrt1 */
1, /*fldYStrt1 */
0, /*fldXStrt2 */
1, /*fldYStrt2 */
LINE_SZ-1, /*fldXStop1 */
NUM_LINES, /*fldYStop1 */
LINE_SZ-1, /*fldXStop2 */
NUM_LINES, /*fldYStop2 */
(LINE_SZ>>3), /*thrld */
3, /*numFrmBufs*/
128, /*alignment */
VPORT_FLDS_MERGED, /*mergeFlds */
NULL, /*segId */
EDMA_OPT_PRI_HIGH, /*edmaPri */
8, /* irqId */
};

Any hints /suggestions are welcome.
Many thanks for cooperation.
Regards,
Frank