DSPRelated.com
Forums

CfP: Conference on Design & Architectures for Signal & Image

Started by info...@ecsi.org April 14, 2011
 [http://www.ecsi.org/sites/default/files/images/DASIP%20LOGO_257x73px.jpg]
<http://www.ecsi.org/dasip>
The 2011 Conference
on Design and Architectures
for Signal and Image Processing
Tampere, Finland
November 2 - 4, 2011
Call for Contributions
General Chairs: Tapani Ahonen and Jari Nurmi
Tampere University of Technology, Finland

www.ecsi.org/dasip


DASIP2011 is organized with the technical co-sponsorship of IEEE
and the IEEE Signal Processing Society.
[http://www.ecsi.org/sites/default/files/images/IEEE.gif]
[http://www.ecsi.org/sites/default/files/images/Logo_SPS_small3.jpg]

Description
The DASIP Organization Committee and ECSI are pleased to invite you to the
Design and Architectures for Signal and Image Processing (DASIP) 2011
Conference that will take place in Tampere, Finland, a city known for its
industrial history and technological leadership from November 2-4, 2011. The
goals of DASIP are to present the latest results in the domain of design and
architecture for signal, communication and image processing and to provide
to researcher and industry community a reference exchange platform
addressing this topic. The conference program includes keynote speeches,
contributed paper sessions, poster sessions and demonstrations. Prospective
authors are invited to submit manuscripts on topics including, but not
limited to:
Design Methods and Tools

&#4294967295;         Design verification and fault tolerance

&#4294967295;         Embedded system security and security validation

&#4294967295;         System-level design and hardware/software co-design

&#4294967295;         Communication synthesis, architectural and logic synthesis

&#4294967295;         Embedded real-time systems and real-time operating systems

&#4294967295;         Rapid system prototyping, performance analysis and estimation

&#4294967295;         Formal models, transformations, algorithm transformations and
metrics
Development Platforms, Architectures and Technologies

&#4294967295;         Embedded platforms for multimedia and telecom

&#4294967295;         Many-core and multi-processor systems, SoCs, and NoCs

&#4294967295;         Reconfigurable ASIPs, FPGAs, and dynamically reconfigurable
systems

&#4294967295;         Asynchronous (self-timed) circuits and analog and mixed-signal
circuits

&#4294967295;         Digital biosignal processing, biologically based and/or inspired
systems
Use-Cases and Applications

&#4294967295;         Ambient intelligence, ubiquitous and wearable computing

&#4294967295;         Global navigation satellite systems, smart cameras, and PDAs

&#4294967295;         Security systems, cryptography, object recognition and tracking

&#4294967295;         Embedded systems for automotive, aerospace, and health
applications
Smart Sensing Systems

&#4294967295;         Sensor networks, environmental and system monitoring

&#4294967295;         Vision, audio, fingerprint, health monitoring, and biosensors

&#4294967295;         Structurally-embedded, distributed, and multiplexed sensors

&#4294967295;         Sensing for active control systems, adaptive and evolutionary
sensors

Special Sessions

DASIP 2011 will feature six Special Sessions that will run throughout the
conference. These Special Sessions have the purpose of introducing the DASIP
community to relevant hot topics that were not sufficiently covered by
previous editions of the conference.

This call is an invitation for scientists and professionals to submit
manuscripts for Special Sessions for DASIP 2011. Prospective authors are
invited to submit manuscripts on the following topics:

Dynamic Architectures & Adaptive Management for Image & Signal Processing

Co-Chairs:  Paolo Meloni, U. of Cagliari, IT

S&#4294967295;bastien Pillement, U. of Rennes 1, FR
Reconfigurable Systems & Tools for Signal & Image Processing
Co-Chairs:  Juanjo Noguera, Xilinx, IE
Diana G&#4294967295;hringer, Fraunhofer IOSB, DE
Smart Image Sensors
Co-Chairs:  St&#4294967295;phane Chevobbe, CEA, FR
Francois Kaess, CSEM, CH
Signal and Image Processing on GPU
Co-Chairs:  Dominique Houzet, INPG, FR
James Jung, Nvidia, Santa Clara, US
Low Power & Methodologies
Co-Chairs:  Eric Senn, U. of Bretagne Sud, FR
Christian Piguet, EPFL, CH
Methods &Tools for Dataflow Programming
Co-Chairs:  Jean Fran&#4294967295;ois Nezan, INSA Rennes, FR

                 Jorn Janneck, Lund Institute of Technology, SE

Submission Requirements
Authors should submit their full papers (up to 8 pages, double-column IEEE
format) in PDF through the web based submission system. Proceedings of DASIP
2011 will be included in the IEEE Xplore Digital Library. Authors of the
best papers will be invited to submit an extended version of their work to
the International Journal of Real-Time Image Processing (IJRTIP), in which a
special issue on DASIP will be published in the third quarter of 2012. The
selected best papers from several DASIP Conference editions will be
published in the book edited by SPRINGER.
Submission requirement details can be found at
www.ecsi.org/dasip<http://www.ecsi.org/dasip> .

Important Dates

Paper Submission Deadline:

Notification of Acceptance:

Camera Ready Papers:


May 2, 2011

June 30, 2011

September 15, 2011


Organization Committee

General Chairs:
Tapani Ahonen and Jari Nurmi
Tampere University of Technology, Finland

Program Co-Chairs:
Michael H&#4294967295;bner, Karlsruhe Institute of Technology (KIT), Germany
Daniel Chillet, Universit&#4294967295; de Rennes 1, Lannion, France

Steering Committee
Mohamed Abid, Ecole nationale d'ing&#4294967295;nieurs de Sfax, Tunisia
Tapani Ahonen, TUT, Finland
Tughrul Arslan, University of Ediburgh, UK
Daniel Chillet, ENSSAT, France
Ahmet Erdogan, University of Edinburgh, UK
Guy Gogniat, Universit&#4294967295; de Bretagne Sud, France
Bertrand Granado, Ecole Nationale Sup&#4294967295;rieure de l'Electronique et de ses
Applications, France
Michael H&#4294967295;bner, Karlsruhe Institute of Technology (KIT), Germany
Jean-Didier Legat, Universit&#4294967295; catholique de Louvain, Belgium
St&#4294967295;phane Mancini, INPG/Ensimag, TIMA, Grenoble, France
Marco Mattavelli, Ecole Polytechnique F&#4294967295;d&#4294967295;rale de Lausanne, Switzerland
Dragomir Milojevic, Universit&#4294967295; Libre de Bruxelles, Belgium
Adam Morawiec, European Electronic Chips & Systems design Initiative, France
Jean-Fran&#4294967295;ois Nezan, INSA, France
Jari Nurmi, TUT, Finland
Michel Paindavoine, Universit&#4294967295; de Bourgogne, France

Technical Program Committee
Mohamed Abid, Ecole nationale d'ing&#4294967295;nieurs de Sfax, Tunisia

Tapani Ahonen, Tampere University of Technology (TUT), Finland

Marwan Al-Akaidi, De Montfort University, Leicester, UK

Abbes Amira, Brunel University, UK

Slaheddine Aridhi, Texas Instruments, France

Tughrul Arslan, University of Edinburgh, UK

Iuliana Bacivarov, ETH Zurich, Switzerland

Juergen Becker, Karlsruhe Institute of Technology (KIT), Germany

Mladen Berekovic, Technical University of Braunschweig, Germany

Christophe Bobda, University of Arkansas, Fayetteville, USA

Ahmed Bouridane, Queen's University Belfast, UK

Claudio Brunelli, Nokia Research Center, Finland

Joan Cabestany, UPC - Technical University of Catalunya, Spain

Joao Cardoso, University of Porto, Portugal

Daniele Caviglia, University of Genova, Italy

Stephane Chevobbe, CEA, France

Daniel Chillet, ENSSAT, France

David Crawford, Epson Scotland Design Centre, UK

Jean-Philippe Diguet, Lab-STICC CNRS, France

Milos Drutarovsky, Technical University of Kosice, Slovakia

Ahmet T. Erdogan, University of Edinburgh, UK

Carles Ferrer, Universitat Aut&#4294967295;noma de Barcelona, Spain

James Fung, Nvidia, Santa Clara, USA

Patrick Garda, Universit&#4294967295; Pierre et Marie Curie, France

Alberto Garcia, University of Bremen, Germany

Fabio Garzia, Tampere University of Technology, Finland

Guy Gogniat, Universit&#4294967295; de Bretagne Sud, France

Diana G&#4294967295;hringer, Fraunhofer IOSB, Ettlingen, Germany

Bertrand Granado, ETIS-ENSEA, France

St&#4294967295;phane Guyetant, CEA, LIST, France

Frank Hannig, University of Erlangen-Nuremberg, Germany

Dominique Houzet, GIPSA, France

Gareth Howells, University of Kent, UK

Michael H&#4294967295;bner, Karlsruhe Institute of Technology (KIT), Germany

Mohammad Ibrahim, Faculty of Technology, Leicester, UK

Leandro Soares Indrusiak, University of York, UK

Jorn Janneck, Lund Institute of Technology, Sweden

Francois Kaess, CSEM, Switzerland

Jean-Didier Legat, Universit&#4294967295; Catholique de Louvain, Belgium

Yannick LeMoullec, Aalborg University, Denmark

Franck Mamelet, France T&#4294967295;l&#4294967295;com, France

St&#4294967295;phane Mancini, INPG/Ensimag, TIMA, France

Philippe Manet, Universit&#4294967295; Catholique de Louvain, Belgium

Mohammad M. Mansour, American University of Beirut, Lebanon

Marco Mattavelli, EPFL, Switzerland

Klaus D. McDonald-Maier, University of Essex, UK

Samy Meftali, Universit&#4294967295; de Lille, France

Paolo Meloni, University of Cagliari, Italy

Dragomir Milojevic, Universit&#4294967295; Libre de Bruxelles, Belgium

Adam Morawiec, ECSI, France

Jean-Fran&#4294967295;ois Nezan, INSA, France

Juanjo Noguera, Xilinx, Ireland

Jari Nurmi, Tampere University of Technology (TUT), Finland

Tokunbo Ogunfunmi, Santa Clara University, California, USA

Michel Paindavoine, Universit&#4294967295; de Bourgogne, France

Francesca Palumbo, University of Cagliari, Italy

Christian Piguet, CSEM, Switzerland

S&#4294967295;bastien Pillement, IRISA, France

Vincenzo Rana, EPFL, Switzerland

Fr&#4294967295;d&#4294967295;ric Robert, Universit&#4294967295; Libre de Bruxelles, Belgium

Eric Senn, Universit&#4294967295; de Bretagne-Sud, France

Baraniya Shailendra, NMIMS University, India

Mohamed M. Shawky, Heudiasyc, France

David Siguenza-Tortosa, Universidad Complutense de Madrid (UCM), Spain

Yves Sorel, INRIA, France

Jarmo Takala, Tampere University of Technology, Tampere, Finland

Yves Vanderperren, KU Leuven, Belgium

Tanya Vladimirova, University of Surrey, UK

Serge Weber, Universit&#4294967295; Henri Poincar&#4294967295;, France

LOCAL ORGANIZER
Tampere University of Technology

SECRETARIAT
ECSI Office
office@ecsi.org<mailto:office@ecsi.org>
Ph: +33 4 76 63 49 34
Fax: +33 9 58 08 24 13

Co-located with SoC 2011
http://soc.cs.tut.fi

DASIP is an ECSI event
[http://www.ecsi.org/sites/default/files/images/ECSI-LOGO_small.gif]<http://
www.ecsi.org>
Follow DASIP on LinkedIn!
[http://www.ecsi.org/sites/default/files/images/linkedin.jpg]<http://events.
linkedin.com/DASIP-Conference-Design-Architectures/pub/608471>

Please, transfer this message to persons interested in this topic!
We apologise if you have received multiple copies of this message!
Please click here<http://www.ecsi.org/remove-mailing-list> if you wish to be
removed from this mailing list.
Please do not reply to this email address. Direct contact information can be
found at www.ecsi.org<http://www.ecsi.org/> .