DSPRelated.com
Forums

Need ASRC example code for 567xx

Started by wede...@gmail.com May 7, 2010
Hi,

I was wondering if anyone out there has successfully used the ASRC (asynchronous sample rate converter) for any of the dual core 567xx chips? If so, do you have some sample code that would shed some light on the intented use of this coprocessor?

I should say that, following the manual and using the eval board, I have it in a quasi-working state using motherboard S/PDIF in/out on the Core0 ESAIs. By "quasi" I mean that in a simple 2-channel pass through test, with a sine wave on each channel, it sounds like it's working, but I get channel swapping. This is with some rudimentary method of ESAI interrupts and ASRC polling. I figure the channel swapping is just due this first crude exploration, but I have not been successful in using DMA, ASRC interrupts, or anything more elegant or efficient.

Outside of some register descriptions, the manual does not offer much in the way of a programming model or an initialization scheme.

Any help or discussion would be greatly appreciated.

Thanks,
Russell
Hi Russell,

Attached please find the example for 72x ASRC. Jumper setting for 725 also
introduced in the files. If you only have 720 board, please update jumper
settings accordingly. Command file for tool Suite563 also provided.

One is for DMA, the other is using Interruption.

--
Best Regards.

Johnny Chen

2010/5/8

> Hi,
>
> I was wondering if anyone out there has successfully used the ASRC
> (asynchronous sample rate converter) for any of the dual core 567xx chips?
> If so, do you have some sample code that would shed some light on the
> intented use of this coprocessor?
>
> I should say that, following the manual and using the eval board, I have it
> in a quasi-working state using motherboard S/PDIF in/out on the Core0 ESAIs.
> By "quasi" I mean that in a simple 2-channel pass through test, with a sine
> wave on each channel, it sounds like it's working, but I get channel
> swapping. This is with some rudimentary method of ESAI interrupts and ASRC
> polling. I figure the channel swapping is just due this first crude
> exploration, but I have not been successful in using DMA, ASRC interrupts,
> or anything more elegant or efficient.
>
> Outside of some register descriptions, the manual does not offer much in
> the way of a programming model or an initialization scheme.
>
> Any help or discussion would be greatly appreciated.
>
> Thanks,
> Russell
Thanks Johnny. I got it up and going, this was a great starting point. Sorry it took me so long to reply.

-Russell

Hi,
>
>I was wondering if anyone out there has successfully used the ASRC (asynchronous sample rate converter) for any of the dual core 567xx chips? If so, do you have some sample code that would shed some light on the intented use of this coprocessor?
>
>I should say that, following the manual and using the eval board, I have it in a quasi-working state using motherboard S/PDIF in/out on the Core0 ESAIs. By "quasi" I mean that in a simple 2-channel pass through test, with a sine wave on each channel, it sounds like it's working, but I get channel swapping. This is with some rudimentary method of ESAI interrupts and ASRC polling. I figure the channel swapping is just due this first crude exploration, but I have not been successful in using DMA, ASRC interrupts, or anything more elegant or efficient.
>
>Outside of some register descriptions, the manual does not offer much in the way of a programming model or an initialization scheme.
>
>Any help or discussion would be greatly appreciated.
>
>Thanks,
>Russell
Hello,

I'm also interested about this ASRC example code, but cannot find this attachment.

Pekka

Hi,
>
>I was wondering if anyone out there has successfully used the ASRC (asynchronous sample rate converter) for any of the dual core 567xx chips? If so, do you have some sample code that would shed some light on the intented use of this coprocessor?
>
>I should say that, following the manual and using the eval board, I have it in a quasi-working state using motherboard S/PDIF in/out on the Core0 ESAIs. By "quasi" I mean that in a simple 2-channel pass through test, with a sine wave on each channel, it sounds like it's working, but I get channel swapping. This is with some rudimentary method of ESAI interrupts and ASRC polling. I figure the channel swapping is just due this first crude exploration, but I have not been successful in using DMA, ASRC interrupts, or anything more elegant or efficient.
>
>Outside of some register descriptions, the manual does not offer much in the way of a programming model or an initialization scheme.
>
>Any help or discussion would be greatly appreciated.
>
>Thanks,
>Russell